Wasn't ricursive's sthick to automate EDA and chip design with LLMs? Why are they releasing open weight agentic coding models and benchmarking on everything but EDA and chip design?
I was also surprised to not find any benchmark for RTL in the model card. Wonder how it would score on - say, CVDP
[flagged]