Getting a logic-gate-level netlist from a GDS is trivial with industry standard chip design tools. Circuit designers do this every day. The hardest part will be reverse engineering the functionality.
I wish I had more time and I'd throw Calibre at it.
loading story #49205041
It's even easier in this case because they've included the original verilog source ....
loading story #49204422